Preamble timing
This commit is contained in:
parent
34ca3173c9
commit
0a1c0716ed
|
@ -281,7 +281,7 @@ void afsk_adc_isr(Afsk *afsk, int8_t currentSample) {
|
|||
|
||||
afsk->iirY[0] = afsk->iirY[1];
|
||||
|
||||
//af->iirY[1] = afsk->iirX[0] + afsk->iirX[1] + (afsk->iirY[0] >> 1) + (afsk->iirY[0] >> 3) + (afsk->iirY[0] >> 5); // Butterworth
|
||||
//afsk->iirY[1] = afsk->iirX[0] + afsk->iirX[1] + (afsk->iirY[0] >> 1) + (afsk->iirY[0] >> 3) + (afsk->iirY[0] >> 5); // Butterworth
|
||||
afsk->iirY[1] = afsk->iirX[0] + afsk->iirX[1] + (afsk->iirY[0] >> 1); // Chebyshev
|
||||
|
||||
|
||||
|
|
|
@ -11,7 +11,7 @@
|
|||
#define CONFIG_AFSK_RXTIMEOUT 0 // How long a read operation from the modem
|
||||
// will wait for data before timing out.
|
||||
|
||||
#define CONFIG_AFSK_PREAMBLE_LEN 1000UL // The length of the packet preamble in milliseconds
|
||||
#define CONFIG_AFSK_PREAMBLE_LEN 350UL // The length of the packet preamble in milliseconds
|
||||
#define CONFIG_AFSK_TRAILER_LEN 100UL // The length of the packet tail in milliseconds
|
||||
|
||||
#endif
|
|
@ -1,2 +1,2 @@
|
|||
#define VERS_BUILD 439
|
||||
#define VERS_BUILD 444
|
||||
#define VERS_HOST "vixen"
|
||||
|
|
Loading…
Reference in New Issue