Changed decode phase window
This commit is contained in:
parent
5138164bfc
commit
34ca3173c9
|
@ -281,8 +281,8 @@ void afsk_adc_isr(Afsk *afsk, int8_t currentSample) {
|
||||||
|
|
||||||
afsk->iirY[0] = afsk->iirY[1];
|
afsk->iirY[0] = afsk->iirY[1];
|
||||||
|
|
||||||
af->iirY[1] = af->iirX[0] + af->iirX[1] + (af->iirY[0] >> 1) + (af->iirY[0] >> 3) + (af->iirY[0] >> 5); // Butterworth
|
//af->iirY[1] = afsk->iirX[0] + afsk->iirX[1] + (afsk->iirY[0] >> 1) + (afsk->iirY[0] >> 3) + (afsk->iirY[0] >> 5); // Butterworth
|
||||||
//afsk->iirY[1] = afsk->iirX[0] + afsk->iirX[1] + (afsk->iirY[0] >> 1); // Chebyshev
|
afsk->iirY[1] = afsk->iirX[0] + afsk->iirX[1] + (afsk->iirY[0] >> 1); // Chebyshev
|
||||||
|
|
||||||
|
|
||||||
// We put the sampled bit in a delay-line:
|
// We put the sampled bit in a delay-line:
|
||||||
|
|
|
@ -1,2 +1,2 @@
|
||||||
#define VERS_BUILD 438
|
#define VERS_BUILD 439
|
||||||
#define VERS_HOST "vixen"
|
#define VERS_HOST "vixen"
|
||||||
|
|
Loading…
Reference in New Issue