Commit Graph

2 Commits

Author SHA1 Message Date
Steven Zeck 4cd81a388d
Disable gn and verilog CI tests for now 2018-03-02 11:53:38 -06:00
Andrew Andrianov 6db872294e beautifiers: Add support for Verilog/SystemVerilog beautification
Signed-off-by: Andrew Andrianov <andrew@ncrmnt.org>
2018-02-07 13:15:21 +03:00